Abstract: This paper describes the design of a CMOS temperature sensor intended to compensate for the thermal effect of NAND Flash cells. The temperature sensor is mainly composed of a SENSOR part and COUNTER part. The SENSOR part generates a pulse (T PTAT ); its width is proportional to absolute temperature (PTAT). Futhermore, the clamped sensing scheme is used to eliminate the effects of temperature and process skew variation of sensing circuits. The COUNTER part converts T PTAT to digital codes. The proposed temperature sensor consumes a 0.017 µJ/sample at a conversion rate of 313 K sample/sec.
Introduction
Temperature sensors manufactured in the CMOS process are attractive because they greatly reduce the cost and can be used directly on on-chip interface with other circuits to compensate for thermal effects. For example, in NAND flash memory, as shown in Fig. 1(a) , there are multiple states ("A", "B" and "C") of the cells' V TH distributions to store multiple data in memory cells. Fig. 1(b) shows that read margins of the NAND Flash memory cells are reduced because the NAND flash memory cells are highly sensitive to temperature variations. Therefore, a specific type of V READ generator [1] is needed to compensate for the thermal coefficient of cells V TH variations as seen in Fig. 1(c) . However, to compensate for different kinds of thermal effect (e.g., temperature effect of erase efficiency [2] ), there is in need for other compensation circuits. The most effective way to prevent duplication is using the temperature sensor to compensate for various thermal effects.
In particular, a high conversion rate is essential for prevention of performance (read, program, and erase throughput) degradation of NAND Flash memory. Usually, in NAND Flash memory, a conversion rate of more than 200 K sample/ sec does not actually affect the NAND Flash performance as it takes more than 5 µs to initialize the micro controller of NAND Flash memory. There are many temperature-sensing schemes reported in the literature [3, 4, 5, 6, 7, 8, 9, 10, 11, 12] . Bandgap temperature sensors based on analog-to-digital converter (ADC) [3, 4, 5, 6] show a relatively high level of accuracy, but they occupy a large area and have high power consumption levels. Time domain temperature-dependent delay line-based temperature sensors [7, 8, 9, 10] are reported. However, inverter delay varies not only temperature but also process skew. Therefore, each sensor needs calibration according to its process variation. A time domain temperature sensor with dual delay-locked loops (DLLs) scheme has been reported [11] , but it required additional DLLs area as well as crystal oscillators to operate DLLs. A time domain leakage-based temperature sensor is addressed [12] , but conversion rate is inverse proportional to exponential of temperature, so performance is seriously degraded at low temperatures.
In this work, we designed a time domain temperature sensor for compensating for the temperature coefficient of NAND Flash memory cells. Digital codes of the temperature sensor are generated by counting the measurement time, which is discharge time of capacitor, similarly to [12] . The main differences of this work are improvement in conversion rate and elimination of temperature and process variation of sensing circuits. 3 shows the principles of the proposed sensing scheme. In case of capacitor (C) discharged to a voltage variation (ÁV) through a constant current source (I), the capacitor discharge time (ÁT) is estimated as:
Operating principle
The same principle holds to eq. (3) and eq. (5). Fig. 4(a) and (b) . In the T PRECH phase, transistor M1 is turned on, and VC is clamped pre-charge to V PRE -V THN:M2 through sense out (SO) node and transistor M2. After T PRECH phase, the VSENSE node is biased to a voltage of V SEN (V SEN < V PRE ). During the T EVALUATION phase, VC is discharged through a zero temperature coefficient current source (I ZTC ). In case of V VC > ðV SEN {V THN:M2 Þ, M2 is turned off; therefore, SO maintains the voltage at the VDD. If V VC < ðV SEN {V THN:M2 Þ M2 is turned on, then charge sharing occurs between SO and VC. The capacitance C in the VC is larger than the SO; therefore, the voltage level of SO is followed by the VC. Due to clamped pre-charge and sensing through the same transistor, M2, the temperature and process variation of V THN:M2 are canceled out, so the voltage ÁV VC in Fig. 4(b) is equal to V PRE -V SEN . For improved conversion rate, ÁV is must be a small value. Transistor M2 in Fig. 4(a) acts as an amplifier, and the DC gain of M2 can be estimated as:
Therefore, the inverter which is composed of M4 and M5 is under the stable operating condition with large input range. The static characteristics of the clamped sensing scheme as described in Fig. 5 . 
The circuit and timing diagram of the T Ã PTAT GEN shown in Fig. 2 , are shown in Fig. 6(a) and (b) . After clamped pre-charge of the VC PTAT to V PRE -V THN:M2 , additional pre-charge current, I PTAT , is integrated to C in VC PTAT during the T PTAT PRECH . After the additional pre-charge of the VC PTAT , its voltage level is expressed by the following equation.
Therefore, T Ã PTAT can be expressed as:
As mentioned in Fig. 2 , the T PTAT is generated by exclusive OR arithmetic operation of T REF and T Ã PTAT ; therefore, T PTAT can be estimated as:
In eq. (6), T PTAT seems to be irrelevant to C, but when VC PTAT is pre-charged during T PTAT PRECH , small C causes inaccuracy of sensing due to large ÁV VC PTAT , and channel length modulation is worsened by large ÁV, so there are differences in I ZTC between T REF GEN and T Ã PTAT GEN blocks. Fig. 7 shows the timing budgets of the proposed temperature sensor, and design parameters are summarized in Table I . The proposed temperature sensor needs a stable clock for the counter to convert from T PTAT to digital code. As a clock for the counter, a micro clock of an on-chip NAND Flash memory or data clock from a NAND Flash controller are available. In this design, the counter is operated by data clock of 200 MHz. It takes about 3.2 µs to convert temperature to digital code. Therefore, conversion rate performance of the proposed temperature is 313 k samples/sec. 
Circuit details
A PTAT bias current [13] (I PTAT ) is chosen to pre-charge the VC PTAT during the T PTAT PRECH . It is clear that, in order to generate T PTAT , a biasing current with a positive temperature coefficient is required. In particular, when high resolution of temperature sensing is needed, it takes a long time for digital output of T PTAT by counting blocks. Therefore, to pre-charge more Q PTAT in a T PTAT PRECH , slope control of I PTAT is required. The I ZTC generation circuit is shown in Fig. 8(a) . The I ZTC mirrored current of the I REF by the aspect ratio of the M2 and M3. The I ZTC is can be estimated as:
I REF is expressed by the following equation.
To mitigate the temperature coefficient of I REF , the R is composed of positive and negative temperature coefficient resistors. The I PTAT generation circuit description is shown in Fig. 8(b) . The AÁI PTAT:BG is a mirrored current of the I PTAT:BG by A times. To remove the offset of AÁI PTAT:BG , BÁI ZTC is needed. The BÁI ZTC , is a mirrored current of the I ZTC by B times. In Fig. 8(b) , I PTAT is can be estimated as:
In eq. (9), the I PTAT:BG is copied from a bandgap reference circuit [14] . Fig. 9(a) illustrates the generation process of I PTAT . Fig. 9(b) shows the simulation results of I ZTC and I PTAT under a temperature range of −40°C-120°C. 
Measurement results
The proposed temperature sensor is fabricated in a 0.35-µm CMOS process, as shown in Fig. 10 and its active area is 0.2 mm 2 . The measured results of the proposed temperature sensor's output codes and errors after two-point calibration are shown in Fig. 11 (a) and (b), respectively. The resolution of the temperature sensor is 0.44°C/LSB, and inaccuracy is −1.5°C-2.2°C over a temperature range of −40°C-100°C. Table II summarizes the performance of the proposed temperature sensor and compares it with previous time domain temperature sensor designs. 
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